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Abstract 
New electronics technologies are emerging which may carry us 
beyond the limits of lithographic processing down to molecular- 
scale feature sizes. Devices and inrerronnects can be made from a 
variety of molecules and materials including bistable and swirck- 
able organic molecules, carbon nanotubes, and, single-crystal 
semiconductor nanawires. They can be self-assembled info orga- 
nized structures and attached onto lithographic substrates. This tu- 
torial reviews emerging molecular-scale electronics technology for 
CAD and sysrem designers and highlights where ICCAD researrh 
can help suppon this rechndogy. 
1. Introduction 
Researchers have reported a number of interesting develop- 
ments in the field of molecular-scale electronics during the past 
two years, prompting the AAAS journal Science to name Molec- 
ular Electronics as its "Breakthrough of the Year" for 2001. With 
these developments and an accelerated rate of progress, interest- 
ing molecular-scale circuits are moving from fantasy into reality. 
This decade it may become feasible to self assemble digital sys- 
tems with billions of components. The impact on electronics, and 
ICCAD tools in particular, will be profound. 
Molecular-scale devices actually operating today include: 
FETs, junction transistors, diodes, and, molecular and mechanical 
switches. Logic gates with voltage gain have been built, and many 
techniques have been demonstrated to assemble nanometer wide 
wires into large arrays. Programmable and non-volatile devices 
which hold their state in a few molecules or in square nanometers of 
material have been demonstrated. Researchers project densities of 
IO" to IO' deviceslcm'. (In comparison, the 2001 ITRS roadmap 
[1]projects3x 109 transistors/cm* for2016forASICsandMPUs.) 
Building systems of this size requires a completely new set of 
approaches to manufacturing and fabrication which will have a sig- 
nificant impact on circuits and architectures. These approaches 
are characterized by bottom-up molecular-scale fabrication which 
avoid the needs for lithographic patterning in order to create the 
nanometer scale dimensions for these devices and assemblies. We 
can expect batch chemical and physical processes which will be 
able to form semi-regular arrays with 1% to 5% defect rates. In- 
teresting circuit functionality can be realized by a combination of 
statistical design and post-fabricatioff programming to avoid defects 
and define desired computations. 
Cheap gigagate, gigabit, gigaHertz non-volatile FPGAs and 
RAMS, built with molecular-scale electronic arrays on microelec- 
tronic silicon substrates, may be ready for commercial production 
by 2010. 
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In the next section we survey some of the promising, emerging 
device technologies. Section 3 surveys some fabrication techniques 
and their implications on the kinds of systems we can build. Next, 
in Section 4, we review proposals for designing complete electronic 
systems. Defect and fault tolerance, discussed in Section 5, will be 
major issues for any technology at this feature size where single 
molecules and countable electrons are used to form devices and 
hold state. In Section 6 we highlight some of the new challenges 
for CAD created by bottom-up, nanoscale technologies. 
2. Materials and Devices 
2.1. Robust Digital Abstraction 
Over the past several decades, we have developed a series of 
abstractions and properties that, when met, make it easy to assem- 
ble and reason about robust mgital systems, including: switching, 
isolation, noise margins, restoration, and state storage. Isolation al- 
lows active devices to be combined in large circuits and dehne a 
single, intended direction of signal flow. Signal restoration makes 
output logic levels match or exceed input logic levels, assuring that 
i t  is possible to cascade an arbitrary number of devices in series and 
for circuits to operate correctly with feedback cycles. Gwd noise 
margins reject noise in the system from crosstalk and voltage drops 
across dissapitive media. Gain in circuits is needed both for signal 
restoration and to support fanout. 
We have successfully transitioned from vacuum tubes, to diodes, 
to bipolar transistors, and to MOS transitors as basic logic devices 
by maintaining these features and transporting ow experience from 
one form of circuit technology to the next. Today's digital logic, 
memory and hardware system architectures can be built on any im- 
plementation technology that satisfies these requirements, includ- 
ing molecular-scale circuits. Molecular electronics, however, may 
require new ways of thinking about these properties. As we will de- 
scribe below, the molecular devices, contacts, and wires often have 
far different characteristics than traditional devices. In many cases, 
the characteristics are currently inferior, but these weakness do not 
appear fundamental. For example, none of the current molecular 
devices have all of the above properties, but rather a conglomera- 
tion of molecular devices can be assembled to satisfy them. 
2.2. Carbon Nanotubes 
In 1991 Sumio Iijima discovered a tubular variant of the c6, 
'%buckyball" carbon molecule [24]. A carbon nanotube (NT) is a 
molecular sheet a single atom thick, which has wrapped around into 
a tube, as little as one nanometer wide and, so far, up to millimeters 
long. Since it's a single molecule, nanotubes are extremely strong 
and flexible. 
Depending on their lattice geomeuy, NTs behave as metals or 
semiconductors, acting as good electrical conductors. So far there 
is no way to synthesize a pure balch of just one type [35]. Some 
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Figure I:  CNW-diode AND gate 
success in selecting NTs by voltage breakdown of undesired types 
has been reported [9]. Carbon nanotube technology is very new. 
NTs may become more predictable and manageable in time. 
23. Single-crystal Nanowires 
Silicon may be the best understood and most manageable of all 
solids. Single-crystal silicon nanowires ( N W s )  have been fabri- 
cated in bulk by laser-assisted catalytic growth, with diameters of 
6 to 20 nm and lengths ranging from 1 to 30 microns 1251. Germa- 
nium, gold, gallium phosphide, gallium nitride and indium phos- 
phide NWs have also been made [22,3 I]. 
Evaluating nanoscale wires is difficult because the 
wirekontactldevice system is highly intertwined. In the best 
case, the wire behaves like a I-D quantum wire, i.e., it transports 
electrons ballistically, and has a length-independent resistance 
in multiples of h/e2 [26]. A perfectly conducting nanotube has 
a minimal resistance of h / @  or a resistance of approximately 
6 KQ which agrees with experiment [36]. Capacitance continues 
to scale with length. 
2.4. lkansistors, Diodes, and NDRS 
Nanowires and nanotubes can be used as more than just inter- 
connect wires, they can also be used as active devices. Metallic 
wires can be grown with molecules which act as two-terminal de- 
vices embedded in them 1331. Controlled doping of silicon and 
gallium nitride NWs with phosphorus and boron has been success- 
ful, producing ptype and n-type semiconducting nanowires [IO]. 
Carbon nanotubes can also act as diodes or transistors [Zl]. 
l k o  semiconductor NWs, one ptype and one n-type, form 
a junction diode at their crossing. 'Ihree NWs with two cross- 
ings form a bipolar junction transistor [ I  I]. Small working NW 
diode arrays have been made, with 85% to 95% yield, showing in- 
dependent operation. Turn-on voltages of 1V are observed, and 
logic gates may be made with crossed nanowire diodes (CNW- 
diodes) [21] (See Figure I).  
CNW-diodes can be made with 5V turn-on by increasing the 
oxide thickness at the junctions. This oxide can be grown by pass- 
ing high current through a low tum-on diode in air, oxidizing the 
junction by joule heating 1211. This device can be used as a one- 
time-programmable crosspoint for ROM or logic arrays, or it can 
be used as an FET. 
CNW-diodes act as FETs in their non-conducting region. A p- 
channel crossed nanowire FET (CNW-ET) has a ptype single- 
crystal silicon NW channel and n-type single-cry stal gallium nitride 
NW gates. The resulting NOR gate (See Figure 2) has a voltage gain 
of 5 at room temperature [ZI], and was the first reported nanoscale 
logic gate with gain. 
Molecular resonant tunneling diodes, often called negative dif- 
ferential resistors (NDRs), have also been realized [61. These de- 
vices are characterized by a region of negative resistance in their 
Figure 2: CW-FET NOR gate 
Figure 3: I-V curve for a "typical NDR device 
IV-curve (See Figure 3.) Devices with useful Peak-to-valley ratio 
have been measured at room temperature [7]. These molecules can 
be used to as the basis of logic families [17, 141 or as the core of 
a molecular latch which also provides signal restoration and UO- 
isolation [201. 
2.5. Programmable Switches 
Molecular electronics has the potential to not only reduce the 
scale of systems, but also to introduce novel devices with fea- 
tures not found in any silicon based systems. An example :are pro- 
grammable switches which hold their own state and can be pro- 
grammed using the signal wires, yet take up no more area than a 
wiring crossing. In conventional silicon systems, a programmable 
crosspoint costs 4&1oOx the area of a wire crossing or vi , r  Con- 
sequently, these devices reduce the overhead (in both device area 
and interconnect area) for programmable circuits. 
Molecular Switches Organic molecules exist which hive two 
mechanically distinct parts, such as a ring and a rod or interlocking 
rings. Applying a programming voltage across the molecule adds 
or subtracts an electron (oxidation-reduction), shifting the ling and 
changing the molecule's conductivity. It functions as a non-volatile 
programmable molecular switch. Catenane is one such molecule 
which opens at 2 volts, closes at 2 volts, is read at 0.1 volt. and 
has been cycled open and closed many times [XI. Used between 
a metal wire and an n-type silicon nanowire, the junction acts as 
a progammable diode. making an addressable memory may. So 
far its conductance only varies by 4x between states, so it may be 
useful for RAM but not for logic. A nitroamine [6] showed IoOOx 
conductance variation between states. 
Both these molecular switches and the mechanical switches be- 
low have no gain, so signals must be restored between switch mays 
by devices with gain, such as CW-FETs or NDR-based latches. 
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Figure 4: Suspended Nanotube Switched COMectiOn 
Mechanical Switches Carbon nanotubes arranged in a crossbar, 
with the upper half suspended so they are separated from the lower 
half, will work as a progmmmable array of non-volatile bistable 
mechanical switches (See Figure 4). Applying enough voltage 
across a pair of NTs attracts them together, then van der Waals 
forces keep them in contact, closing a circuit between the NTs. 
Applying an opposite voltage drives them apart again. This opera- 
tion was simulated and a single working crosspoint was made [34]. 
Diodes at the crosspoints are needed for unique addressing without 
'back door' paths. Using semiconductor NTs or NWs for the lower 
wires may make diodes at the contact points [34]. 
3. Fabrication 
Perhaps the largest difference between molecular electronics 
and traditional VLSl is in the methods of fabrication. Molecu- 
lar electronics is based on bottom-up manufacturing as opposed to 
the traditional topdown approaches used in manufacturing today's 
chips. Bottom-up manufacturing is of necessity a hierarchical pro- 
cess. First the individual devices and wires are manufactured. In 
this area there has been great success producing devices in quan- 
tity 112, 24, 311. Then individual devices must he assembled into 
systems for device and circuit experiments [44,43, 341. To create 
successful molecular electronics systems we must be able to as- 
semble, en masse, the individual components into larger subunits. 
These subunits would then be connected together into complete sys- 
tem.  
3.1 Techniques 
There are many different techniques for assembling and align- 
ing nanoscale components 1421. These include Langmuir-Blodgett 
films, Row-based alignment, nano-imprinting, electro-magnetic 
alignment, self-assembled monolayers, and catalyzed growth. The 
common feature of all the assembly techniques, with the possible 
exception of nano-imprinting, is they can only fonn regular struc- 
tures. For example, nmses of NTs and N W s  have been made 
to self-assemble into regular arrays by fluidics [22. 351. Irregu- 
lar structures have been made using nano-imprinting, however, the 
process of creating the masters combined with contact printing may 
limit the smallest pitch to above lODnm [421. 
NWs self-assemble into parallel mays guided by fluid flow. An 
ethanol Ruid canying NWs in suspension is passed over the sub- 
strate guided through a channel in a mold. Average separation can 
be controlled by varying the flow rate and duration. The M u s  ad- 
here well to the silicon substrate, permitting multiple layers to be 
assembled. Arrays of NWs crossing at right angles have been made 
this way [ZZ]. 
Large regular meshes are not sufficient to create logical circuits. 
One proposed method of creating aperiodic complex structure out 
of simple meshes is by prugrammably cutting wires [40]. Crossbar 
wires can be cut by applying a high voltage which over-oxidizes 
the crosspoint and breaks the NW, since it's small enough to be 
consumed by the chemical reaction. Tbis is higher than the voltage 
used to open or close the crosspoint. 
One potential alternative to the above approaches is to use com- 
plementary strands of DNA as a "smart glue." DNA directed 
synthesis has been used to connect both nanometer-sized compo- 
nents [29] and micron-sized components [28]. In both cases the 
key is that selective binding of components can be controlled by 
varying the length and coding of a DNA sequence attached to the 
components being linked together. DNA-based selective binding 
has also heen used to algorithmically guide assembly and define 
differentiation points within an array at the nanometer scale (411. 
3.2. Implications 
Bottom-up manufacturing, and in particular, the use of self- 
assembly as the dominant means of circuit construction imposes 
the most severe limitation on nanoscale architectures: precise de- 
vice alignment will be difficult, or impossible. to achieve. Chem- 
ical self-assembly, as a stochastic process, will produce precise 
alignment of structures only rarely, and manipulation of single 
nanoscale structures to construct large-scale circuits is impractical 
at best. Furthemore, the defect rates will be high. Thus, bottom-up 
molecular-scale fabrication is universally expected to require defect 
tolerance due to the nature of chemical processes and alignment at 
that size. 
Consequently, Molecular-scale architectures demand a different 
paradigm for system design than lithographic-scale architectures. 
In the lithographic era, we could rely on patterning to specify ex- 
actly where each active component and interconnect was placed. 
At the molecular scale, we can build regular, crystalline structures 
with small base feature size, but may not be able to deterministi- 
cally make each lattice site or wire differ in a controlled manner at 
manufactuing time. 
3.3. structures 
The available fabrication primitives imply three classes of ar- 
chitectures: fully deterministic, quasi-regular, and completely ran- 
dom. The fully deterministic approaches require precision and con- 
trol that may one day be available with nano-imprinting or DNA- 
based assembly. Nano-imprint precision is likely to be expensive to 
build. The quasi-regular approaches assume the ability to assemble 
some regular Structures (e.g., two-dimensional meshes), using self- 
assembly techniques. Finally, the least structured approaches de- 
mand only the ability to randomly place molecules in a given area 
All of these approaches will require some kind of defect tolerance. 
The latter two approaches also require that the desired functional- 
ity of the circuit be created post-fabrication. In other words, the 
fabricated circuits will be programmable logic, (e.g.. an FPGA). 
Stochastic Assembly A good example of how random ap 
proaches can yield useful deterministic devices is a demultiplexor 
created from the random deposition of gold particles (see Fig- 
ure 5) 1391. By controlling the chemistry, it is possible to grow 
a randomly distributed collection of gold particles between the in- 
put address wires and the molecular-scale nanowires or nanotubes. 
The set of connections to each nanowire acts as a code to select that 
nanowire. If we can mange the code space and statistics of the ran- 
dom connections appropriately, we can arrange for most all of the 
cure nanowires to each have a unique address code. For example, 
with 50% of the potential connections randomly connected, a code 
space with 410gz(N) address bits will allow one to uniquely address 
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A few lithographed input horizontal metal lines (bottom) Connect IO many 
vertical nanowires fhrough randomly disoibuted gold particles. These 
nanowires form a programmable crossbar with many output horizontal 
nanowires (top). Afler testing, the crossbar is programmed to select the 
vertical nanowires which happeo 10 form a blnary demultiplexor. Placing 
pans with molecular-scale accuracy is not required. 
Figure 5 :  Stochastically Assembled Demultiplexor 
almost all of the N nanoscale wires. Once constructed, this demul- 
tiplexor can be used w allow a set of lithographic-scale wires to 
selectively address any of a large number of molecular-scale wires. 
Another example of the class of random-based architecture is 
the nanocell architecture 1231. In the nanocell, gold particles coated 
with molecules with NDR behavior are randomly deposited within 
in a small square region (1 micron square). The particles create a 
random graph which can be probed to determine the functionality 
that was randomly created. 
The common feature of these two smctures is that the order 
necessary to create a useful logical device is discovered after the 
device is fabricated. Once the functionality is discovered, then the 
device is pugrammed to capitalize on what was created. 
Quasi-Regular Assembly The quasi-regular class of architec- 
tures are typified by the hierarchical assembly of meshes. Each 
mesh consists of wires and programmable molecular devices. The 
meshes are then connected together into a larger mesh of config- 
urable elements. Unlike the random-based architectures, the po- 
tential functionality of the device does not have to be discovered. 
However, these architechxes do depend on post-fabrication pro- 
gramming in order to create logical circuits. Furthermore, since the 
fabrication primitives are unlikely to reliably yield perfect meshes 
these architectures require re-programmable components in order 
to provide defect-tolerance. 
One of the difficulties in creating quasi-regular architectures 
is in addressing individual wires in the meshes from either the 
nanoscale or the micronscale. One method is to use the demulti- 
plexor's described above. Once we have a way to address individ- 
ual nanoscale wires. we can assemble these decoders with a crossed 
nanowire memory core, allowing us to uniquely address each cross- 
point in the memory structure (See Figure 6) .  This same basic struc- 
ture allows us to address and program crosspoint junctions which 
serve as wired-OR junctions in PLAs or crossbars. 
4. Architectures 
Architectures have now been proposed which suggest that these 
devices and assembly techniques are sufficient to build complete 
electronic systems which store and process information. We present 
two quasi-regular architectures. 
Goldstein andBudiu descrik an architecture, called ananoFab- 











Shown here is an 8x8  nanascale wire array bracketed by the da:oders used 
to program the array and connections to micronscale wires. As shown. the 
array is small compared to the rr;lcmosealt wires. Note. however, tha~ the 
number of micronscale wins s a l e s  logarithmically in m y  width; EO for 
the larger "anomy sizes we consider typical, the micronscale wiring be- 
comes a thin periphery around a large nmoscale array core. 
Figure 6: Array Bracketed with Decoders 
The molecular logic array (MLA) is reconfigurable and s u p p a  the cre- 
ation of diode-resistor based logic eircuie. Signal restoration is performed 
using molecular latches which are o*ogonal UD the output lines of the 
MLA.  
Figure 7: A nanoBlock 
to overcome the limitations of chemical assembly. The basic unit 
of logic is a nanoBlock (See Figure 7). Each nanoBlock is based 
around a molecular logic array (MLA). At each intersection of the 
MLA is a reconfigurable switch (e.g., a pseudo-rotaxene) in series 
with a diode. Diode-resistor logic is used to perform logical oper- 
ations. To create a complete logic family, signals and their com- 
plements are brought into each circuit which produce both the de- 
sired functions and their complements. Logic values are restored 
using molecular latches [20]; which also provide a mechanism for 
latching values and isolating outputs from one nanoBlock from the 
inputs to another nanoBlock. m e  nanoBlocks are grouped together 
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The layout of a nanaFabn'c is similar w an island-style FPGA. Each clus- 
ter contains 128 nanoBlocks locally connected thorough switchblocks. n e  
long-lines are connected to the nanoBlocks on the perimeter of the cluster. 
Underlying the nanoscale components is a lithographically created snbsUate 
providing power, pound, etc. It also contains circuits to aid in self-test, con- 
figuration management, etc. 
Figure 8: nanoFabric Layout 
into clusters and arranged so that the outputs of a nanoBlmk inter- 
sect the inputs to two other nanoBlocks. The area where the wires 
for four nanoBlocks intersect (two provide outputs, two accept in- 
puts) is called a switchblock (See Figure 8). The result is a two- 
dimensional mesh of nanoBlocks. Assuming a IOOnm process for 
the lithographic-scale support struchres, 128 nanoBlocks per clus- 
ter, and 30 long lines per channel, this design yields approximately 
108nanoBlocks/cm. The design assumes chemical self-assembly 
of the nanoBlocks and deterministic placement of nanoBlocks on 
the supporting structure. 
DeHon shows how to build a universal architecture based on 
Silicon Nanowire (SiNW) FETs (See Figure 9) [15]. S i N W s  are 
organized into nano-arrays to perform wide-fanin logic functions. 
Typical nano-arrays are expected to be 100-1ooO SiNWs tall and 
wide, balancing the needs to amortize out the cost of lithographic 
programming features and to contain defect rates. Each SiNW 
overlaps multiple nano-arrays to both perform logic and provide 
interconnect between the nanoarrays (See Figures 9 and IO). The 
SiNW-FETs provide signal restoration and isolation. Decoders as- 
sociated with each nano-array allow it to be programmed from the 
lithographic-scale support wires. The resulting architecture can be 
viewed as an array of P IA blocks similar to CPLDs. At 10-20nm 
SiNW pitch, nano-arrays of 500 SiNW on a side would be 5 - l o p  
on a side. Leaving space for lithographic scafFolding, a I c d  IC 
could have 114-1 million such nano-arrays. 
Both of these architectures exhibit many common features. The 
atomic unit of logic is based on 2-dimensional meshes. Connec- 
tions between the meshes are through nanoscale wires; i.e., there 
is no need to go from the nanoscale to the lithographic scale and 
back again within a circuit. Circuits are created by post-fabrication 
reconfiguration. Furthermore, the components of the circuits are 
formed from devices which perform the logical operations and 
separate devices which provide gain and UO-isolation. The self- 
assembled molecular components are supported by lithographically 
created structures (i.e., CMOS). Finally, the the wires in the rows 
(and the columns) are equivalent so defects can be avoided by swap- 
ping functionality betweeg.,wires in a row (or a column). 
Figure 9: Assembly of Molecular-scale Array Logic into Comput- 
ing System 
We can build a logical NOR plane out of a 2x2 arrangement of crossed 
nano-arrays This arrangement allows inputs to enter fmm either side of the 
N O R - ~ I ~ C  and outputs to depart in either OrthOgoMl direction. Assembled 
into the macrotile shown, nano-my e n 0  and exit freedom allows us to 
route signals in both dimensions, providing arbitrary Manhattan routing. 
This macrotile is abutted in both dimensions to build larger devices. 
Figure 10: Macrotile for Routing and Logic 
Molecular FPGA Area WGA area is almost entirely determined 
by the area of its programmable crosspoints. Current technology 
uses about 20 crosspint cells per ASIC gate-equivalent of logic, 
including interconnect. In lithographed CMOS, a minimal cross- 
point cell is a 5T static memory cell and a large N-channel pass 
transistor. Since this takes much more area than the minimum wire 
pitch squared, crosspoint area determines FPGA logic density. As- 
suming 20 crosspoints per gate equivalent, in 45 nm lithography 
(ITRS 2010 node) FPGA density is ahout 4 million gates per c d .  
At 32 nm in 2013 it's 9 million gates, and at 22 nm in 2016, 18 
million gates. 
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Molecular-scale programmable switches fit in the same area as 
the wire crossovers. This means logic and memory area a.re deter- 
mined by the wire pitch. At the same conductor pitch, this makes 
programmable crosspoints in molecular electronics two orders of 
magnitude smaller than lithographic crosspoints. While molecu- 
lar electronics may require programmable logic, it can still be far 
denser than in lithographed CMOS. 
The molecular FPGA will have overhead for lithographic sup 
port, defect tolerance, and limits of quasi-regular device assem- 
bly. Conservatively assuming that this means we only use 20% of 
the device area for net useful crosspoints, a molecular P G A  with 
50 nm wire pitch (about lox nanowire thickness), would have 4M) 
million gates per cm2. which is 20x the gate density of the 22 nm 
CMOS FPGA of 2016. It is also roughly equivalent to the 360 
million gates per cm2 which the ITRS 2001 roadmap predicts for 
CMOS ASlCs at the 32 nm node in 2013. Scaling down to 25 nm 
molecular wire pitches or higher utilizations may allow molecular 
FPGAs to surpass lithographic CMOS ASlCs in density in the early 
ZOIO'S. 
5. Defect and Fault Tolerance 
We expect non-Iivial defect and fault rates in molecular elec- 
tronics systems. Defects arise from bottom-up, chemical assembly 
of wires and devices. Fault rates increase at the molecular electron- 
ics scale because a-particles, long a concern of dynamic memory, 
can disrupt the logic of operating gates and may create new perma- 
nent defects in the logic. Funher, since we are no longer dealing 
with large numbers of dopants, conduction paths, or electrons, bulk 
abstractions (e.g. current flow) and law of large numben effects 
will break down. For example, statistical fluctuations in electron 
transfer times may cause variations in gate timing or behavior. 
5.1. Defect Tolerance 
The inevitable presence of defects in QUI circuits will drive both 
the selection of suitable organizations and the selection of appropri- 
ate, abstract models of device composition. Iu general, we expct to 
test fabricated devices to locate faulty components (without prob- 
ing the individual components) and program the devices appropri- 
ately to avoid the known defects. HP's Teramac was a large-scale 
demonstration of the feasibility of this approach (131. 
Memories, crossban, and PLAs all have the convenient prop 
erty that they do not depend on any particular line or crosspoint 
to function properly. Row and column sparing is heavily used in 
lithographic memories to avoid faults. The fact that programmable 
crosspoints in this technology are the size of a wire crossing makes 
crossbar solutions quite viable, allowing designs to locally switch 
around faulty wires or crosspoints. As long as arrays yield above 
a suitable fraction of wires in each dimension, they can be locally 
repaired in this manner. Arrays which yield below this fraction can 
be avoided completely. using alternate mays at the device level. 
The presence of defects will place demands at the system level. 
No two chips will be exactly alike. Local adaptation for faults 
within nano-arrays will be necessary. Nano-arrays themselves 
should be relocatable to account for defective array positions. 
5.2. Fault Tolerance 
For systems and architectures at this scale dynamic fault- 
tolerance will be necessary to address both transient faults and 
newly occurring defects. Systems will likely need a hierarchy of 
techniques to address these challenges drawn from the traditional 
fault tolerant literature and designed spcifically for these systems. 
The literature on fault tolerance is beyond the scope of this tutorial. 
6. CAD Challenges and Opportunities 
Molecular electronics, due to its size and assembly methods 
presents new design automation problems which merit new classes 
of algorithms and optimizations. Whle many of these challenges 
are unique to molecular electronics, many of them are exueme 
instances of problems found in deepsubmicron VLSI. Here we 
briefly present some of the challenges. 
6.1. Testing 
Traditionally, testing has been done to determine if the entire 
pan is good or bad. With molecular electronics this will have to 
change. Although, traditional fault testing and signature analysis 
will be important, the defect densities and sheer number of devices 
on each part will make this aqualitatively different problem. Tech- 
niques such as those used in the Teramac form a basis for localizing 
faults without having to probe each individual device. New tech- 
niques, such as described in [30], suggest that defect rates 0 1  up to 
10% can be localized in linear time, but these techniques demand 
new analysis methods and novel test circuits. 
Couple the need for fault localization with low bandwidth to 
the outside world, both through the nano4ithographic interface 
and through the lithogmphic-tboard interface, and external lesting 
alone will become completely prohibitive. Some testing will need 
to be integrated into the lithographic substrate (e.g., see Figure 8). 
Furthermore, the test process will need to bootstrap the device so 
that it can ultimately test and configure itself. 
6.2. Defect and Fault Tolerance 
Using parts which have high fault rates and some defective com- 
ponents presents many new challenges to circuit designers and ar- 
chitects. Von Neumann's fault tolerance scheme [32] shows an 
existence proof for building robust circuits from unreliable gates. 
However, in the worst-case, its overhead is undesirably large. On 
the other hand, worst-case complexity circuits are seldom seen. 
thus. it is possible there are methods which can provide !imilar 
or tighter guarantees for typical circuits. Instead of fault observ- 
ability, perhaps synthesis algorithms which guarantee fault non- 
observability are needed. 
Another approach is to generate circuits with a fail-stop prop- 
erty. Such circuits, based on sparse and redundant encoding of 
state machines for example, could allow us to detect wheri faults 
have occurred and provide high likelihood that the executi,on will 
not continue. A more robust. but possibly harder approach, would 
be to compute in an alternative codespace. a codespace in which 
local operations could be performed with built-in error cor+on 
(e.g., [37]). However, such codespaces do not obviously allow com- 
parisons, thus we may, at the very least, decode data, perfom an 
operation, and re-encode it. The challenge here, as abovc, is to 
implement the encoding and decoding operations such they are in- 
expensive in area or time. Lightweight encoding schemes and op 
erations which can be carried out directly on encoded data could be 
very important here. 
Tolerating defects and eliminating faults solely at the device or 
circuit level will be impractical. For example, just managing the 
number and kinds of defects will require a hierarchical approach. 
Thus, effective fault anddefect containment may require a standard 
subblock size, above the individual gates or wires. The subblock 
could be the unit of local repair to hide defects and the unit of sub- 
stitution when entire subblocks are not repairable. in the $.implest 
cases, the logic is simply shufAed to skip defective wires and cross- 
points in the subblock. In more sophisticated cases, a just..in-time 
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mapping may be performed for the subblock logic. The subblock 
needs to be small enough that interconnect delay does not domi- 
nate so that operations within the subblock occur in a single cycle. 
This has the effect that placement shuffling does not destroy local 
subblock timing. Such systems have been proposed for traditional 
systems [IS, 38, 51 and nanoFabrics [191. In [IS] the system is 
composed of subblocks, each an FSM with datapath (FSMD), and 
memories. In [19], each subblock is a split-phase abstract machine 
(SAM), which includes local memory, an FSM. and adatapath. The 
entire circuit is divided into SAMs such that each operator in the 
SAM has a fixed, small latency. All operations with long or unpre- 
dictable latency are split between SAMs. SAMs are then a natural 
unit of fault containment, detection, and rollback. 
6.3. Novel Devices and Circuits 
The sheer number of different combinations of even the small- 
est organic molecules promises to provide a larger variety of active 
devices than has been traditionally available (e.g., programmable 
switches as described in Section 2.5). Determining the best selec- 
tion of devices, and how they will be incorporated into circuits is a 
new challenge. These devices will have novel functionality but may 
lack traditional device functions. For example, many of the devices 
do not provide gain. In order to use these successfully, they must 
amalgamated with devices that do provide gain. New m e t h d  for 
determining when and where to insert gain-providing, or isolating 
devices will be required for scalable circuit design. 
6.4. Optimizing for Spatial Locality 
With chips which are a loo0 or more nano-arrays wide running 
at high clock rates, it will likely take 1000s of cycles to cross be- 
tween distant nano-arrays. This is the natural scaling of logic speed 
relative communications which is already forcing us to take mnl- 
tiple clock cycles to reach far points on silicon chips. Optimizing 
the placement of logical functions so that commonly communicat- 
ing elements are close will be a first order concern for optimizing 
performance. 
6.5. Scalable Place and Route 
The sheer size of these systems makes placement and routing 
times a concern. Add to that the need to accommodate different de- 
fect locations for every component. and the problem becomes even 
more acute. The subblock approach mentioned in Section 6.2 may 
be one piece of the solution-hierarchically decomposing the prob- 
lem into independent intra-subblock placement and routing and 
inter-subblock placement and routing. The small distances and reg- 
ular structures inside the subblock may make intra-subblock place- 
ment and routing trivial (e.g. using wire interchangeability within 
a PLA or crossbar). Inter-subblock placement may be eased by ex- 
ploiting delay independent design (Section 6.6) for inter-subblock 
communications; this allows tools to move individual subblocks 
(e.g.. SAMs) around without needing to re-place and re-route the 
intra-subblock connections. Going further, we might create archi- 
tectures where the device itself can assist inter-subblock runtime 
placement and routing [16]. 
6.6. Communication Centric Design 
AS wires ever increasingly dominate design, communication 
centric design will become more important. This is, again, espe- 
cially true if subblocks are going to be relocated to support de- 
fect and fanlt tolerance. Delay independent design will allow the 
computation to deal with varying delays chat arise from placement 
and variable data arrival rates associated with filtering out corrupt 
data. Timing independence further opens the door to a wide range 
of communication schemes abstracted from the details of the end 
point computations and enables dynamic relocation of communi- 
cating subblocks to improve spatial locality. 
Key components for communication centric design appear in 
Berkeley's SCORE model [5]. SCORE divides the computation 
into fixed-size compute pages which are connected together by per- 
sistent dataRow links, or streams to form a computational graph. 
SCORE allows compute graphs to have arbitrary size and to evolve 
during the computation. Data on the streams is tagged with pres- 
ence, providing deterministic, timing-independent behavior for the 
6.1. Design Size 
The design time for the billion-gate devices molecular electron- 
ics enables is also an important concern. If we assume 500 RI'L 
gates per designer per day in 2000 [31, and apply the current 21% 
per year productivity growth rate identified by Sematech [27], then 
2010 productivity is 3300 gates per designer-day. A billion-gate de- 
sign will take 1200 designer-work-years. a completely impractical 
effort for all but a very few. While a factor of 10 gain in designer 
productivity will be required for end of the roadmap CMOS, a fac- 
tor of 100 may be necessary to harness molecular hardware. Design 
productivity will be the gating resource for developing molecular 
hardware products. 
Today we are applying standard platform designs, IP cores, and 
system-level design to increase productivity. This may get us a fac- 
tor of ten eventually. Another factor of ten will be needed. Possi- 
ble solutions include parallelism, spatial computations, and silicon 
compilation. Regular parallelism is a well known way to multi- 
ply area and design effort intolperformance. Billion gate designs 
can easily contain thousands of CPUs (even complex, @bit. mil- 
lion gate CPUs). Applications and algorithms with heavy, higb- 
level parallelism will be increasingly favored. Software could be 
compiled directly into dedicated hardware. An adder for every 
'c, a mux for every 'if, etc., for entire major applications. Early 
research [2. 41 indicates MediaBench and SpecInt95 benchmarks 
would compile into several million bit-level operators. 
7. Conclusions 
Research 
progress is steady and strong, giving us cause to believe that 
molecular electronic systems may be practical in five to ten years. 
If lithography reaches fundamental physical or economic limits, 
molecular electronics may allow us to continue observing Moore's 
Law. Regardless, molecular bottom-up fabrication could give us a 
much better alternative, whose price would depend mainly on de- 
sign and test cost, instead of billion-dollar factories. 
Challenges to making this reality are plentiful at every level, 
some naturally in physics and chemistry, but many in ICCAD. 
These include fabricating and integrating devices, managing their 
power and timing, finding fault-tolerant and defect-tolerant circuits 
and architectures and the test algorithms needed to use them, de- 
veloping latency-tolerant circuits and systems, doing defect-aware 
placement and routing, and designing, verifying and compiling 
billion-gate designs and the tools to handle them. Any one of these 
could block practical molecular electronics if unsolved. 
Many of these are challenges that will be faced regardless of the 
underlying technology. Molecular electronics provides a pure and 
extreme example. and strengthens the case for solving them sooner 
rather than later. 
graph. 
Working molecular electronic devices exist today. 
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